Part Number Hot Search : 
68HC05B6 LS0603U PW534320 PT314 H11F1M 0R12K X7R1C N5402
Product Description
Full Text Search
 

To Download PI74FCT3573 Datasheet File

  If you can't view the Datasheet, Please click here to try to view without PDF Reader .  
 
 


  Datasheet File OCR Text:
 PI74FCT3573
21098765432121098765432109876543210987654321210987654321098765432109876543212109876543210987654321098765432121098765432109876543210987654321 21098765432121098765432109876543210987654321210987654321098765432109876543212109876543210987654321098765432121098765432109876543210987654321
Fast CMOS 3.3V 8-Bit Transparent Latch
Features
* * * * * * * * * * Advanced Low Power CMOS Operation Compatible with LVC class of products Compatible with industry standard octal pinouts Excellent output drive capability: Balanced drives (24 mA sink and source) Can serve as a 5V to 3V translator Inputs can be driven by 3.3V or 5V devices Low ground bounce outputs Hysteresis on all inputs Industrial operating temperature range: -40C to +85C Packages available: - 20-pin 173 mil wide plastic TSSOP (L20) - 20-pin 150 mil wide plastic QSOP (Q20) - 20-pin 150 mil wide plastic TQSOP (R20) - 20-pin 300 mil wide plastic SOIC (S20)
Description
Pericom Semiconductor's PI74FCT3 series of logic circuits are produced in the Company's advanced 0.6 micron CMOS technology, achieving industry leading speed grades. The PI74FCT3573 is an 8-bit transparent latch designed with 3-state outputs and is intended for bus oriented applications. When Latch Enable (LE) is HIGH, the flip-flops appear transparent to the data. The data that meets the set-up time when LE is LOW is latched. When OE is HIGH, the bus output is in the high impedance state. The PI74FCT3573 can be driven from either 3.3V or 5.0V devices allowing this device to be used as a translator in a mixed 3.3/5.0V system.
Logic Block Diagram
OE
Pinout
LE
D0
D O G O0
OE D0 D1 D2 D3 D4 D5 D6 D7 GND
20 1 19 2 18 3 20-Pin 17 4 L20 16 5 R20 15 6 Q20 7 S20 14 13 8 12 9 11 10
Vcc O0 O1 O2 O3 O4 O5 O6 O7 LE
TO 7 OTHER CHANNELS
Truth Table
DN H L X Note: 1. H = X= L= Z= Inputs LE H H X
(1)
Pin Description
OE L L H Outputs ON H L Z
(1)
High Voltage Level Don't Care Low Voltage Level High Impedance
1
Pin Name OE LE D7-D0 O7-O0 GND VCC
Description Output Enable Input (Active LOW) Latch Enable Input (Active HIGH) Data Inputs 3-State Outputs Ground Power
PS8121A
07/21/97
21098765432121098765432109876543210987654321210987654321098765432109876543212109876543210987654321098765432121098765432109876543210987654321
PI74FCT3573 3.3V 8-BIT TRANSPARENT LATCH
Maximum Ratings
(Above which the useful life may be impaired. For user guidelines, not tested.) Storage Temperature ............................................................-65C to +150C Ambient Temperature with Power Applied ............................ -40C to +85C Supply Voltage to Ground Potential (Inputs & Vcc Only) ..... -0.5V to +7.0V Supply Voltage to Ground Potential (Outputs & D/O Only) .. -0.5V to +7.0V DC Input Voltage .................................................................... -0.5V to +7.0V DC Output Current .............................................................................. 120 mA Power Dissipation .................................................................................... 1.0W Note: Stresses greater than those listed under MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
DC Electrical Characteristics (Over the Operating Range, TA = -40C to +85C, VCC = 2.7V to 3.6V)
Parameters VIH VIL IIH IIL IOZH IOZL VIK IODH IODL VOH Description Input HIGH Voltage (Input pins) Input HIGH Voltage (I/O pins) Input LOW Voltage (Input and I/O pins) Input HIGH Current (Input pins) Input HIGH Current (I/O pins) Input LOW Current (Input pins) Input LOW Current (I/O pins) High Impedance Output Current (3-State Output pins) Clamp Diode Voltage Output HIGH Current Output LOW Current Output HIGH Voltage Test Conditions(1) Guaranteed Logic HIGH Level Guaranteed Logic LOW Level VCC = Max. VIN = 5.5V VCC = Max. VIN = VCC VCC = Max. VIN = GND VCC = Max. VIN = GND VCC = Max. VOUT = 5.5V VCC = Max. VOUT = GND VCC = Min., IIN = -18mA VCC = 3.3V, VIN = VIH or VIL, VO = 1.5V(3) VCC = 3.3V, VIN = VIH or VIL, VO = 1.5V(3) VCC = Min. IOH = -0.1mA VIN = VIH or VIL IOH = -3mA VCC = 3.0V, IOH = -8mA VIN = VIH or VIL IOH = -24mA VCC = Min. IOL = 0.1mA VIN = VIH or VIL IOL = 16mA IOL = 24mA VCC = Max.(3), VOUT = GND -60 VCC = 0V, VIN or VOUT 4.5V Min. 2.2 2.0 -0.5 Typ(2) -- -- -- Max. 5.5 5.5 0.8 1 1 1 1 1 1 -1.2 -110 200 -- -- -- -- 0.2 0.4 0.5 mA 100 -- Units V V V A A A A A A V mA mA V V V V V V A mV
VOL
Output LOW Voltage
IOS IOFF VH
Short Circuit Current(4) Power Down Disable Input Hysteresis
-- -- -- -- -- -- -- -- -- -- -- -- -- -0.7 -36 -60 50 90 Vcc-0.2 -- 2.4 3.0 2.4(5) 3.0 2.0 -- -- -- -- 0.2 -- 0.3 -85 -240 -- -- -- 150
Notes: 1. For Max. or Min. conditions, use appropriate value specified under Electrical Characteristics for the applicable device type. 2. Typical values are at Vcc = 3.3V, +25C ambient and maximum loading. 3. Not more than one output should be shorted at one time. Duration of the test should not exceed one second. 4. This parameter is guaranteed but not tested. 5. VOH = VCC - 0.6V at rated current.
Capacitance (TA = 25C, f = 1 MHz)
Parameters(1) CIN COUT Description Input Capacitance Output Capacitance Test Conditions VIN = 0V VOUT = 0V Typ 4.5 5.5 Max. 6 8 Units pF pF
Note: 1. This parameter is determined by device characterization but is not production tested.
PS8121A 07/21/97
2
21098765432121098765432109876543210987654321210987654321098765432109876543212109876543210987654321098765432121098765432109876543210987654321
PI74FCT3573 3.3V 8-BIT TRANSPARENT LATCH
Power Supply Characteristics
Parameters Description ICC ICC ICCD Quiescent Power Supply Current Quiescent Power Supply Current TTL Inputs HIGH Dynamic Power Supply(4) Test Conditions(1) VCC = Max. VCC = Max. VCC = Max., Outputs Open OE = GND One Bit Toggling 50% Duty Cycle VCC = Max., Outputs Open fI = 10 MHZ 50% Duty Cycle OE = GND One Bit Toggling VCC = Max., Outputs Open fI = 2.5 MHZ 50% Duty Cycle OE = GND 8 Bits Toggling VIN = GND or VCC VIN = VCC - 0.6V(3) VIN = VCC VIN = GND Min. Typ(2) 0.1 2.0 95 Max. 10 30 100 Units A A A/ MHz
1 2 3 4 5
IC
Total Power Supply Current(6)
VIN = VCC - 0.6V VIN = GND
0.97
2.3
mA
VIN = VCC - 0.6V VIN = GND
1.9
4.7(5)
6 7 8 9 10 11 12 13 14 15
Notes: 1. ForMax. or Min. conditions, use appropriate value specified under Electrical Characteristics for the applicable device. 2. Typical values are at Vcc = 3.3V, +25C ambient. 3. Per TTL driven input; all other inputs at Vcc or GND. 4. This parameter is not directly testable, but is derived for use in Total Power Supply Calculations. 5. Values for these conditions are examples of the Icc formula. These limits are guaranteed but not tested. 6. IC =IQUIESCENT + IINPUTS + IDYNAMIC IC = ICC + ICC DHNT + ICCD (fCP/2 + fINI) ICC = Quiescent Current (ICCL, ICCH and ICCZ) ICC = Power Supply Current for a TTL High Input DH = Duty Cycle for TTL Inputs High NT = Number of TTL Inputs at DH ICCD = Dynamic Current Caused by an Input Transition Pair (HLH or LHL) fCP = Clock Frequency for Register Devices (Zero for Non-Register Devices) NCP = Number of Clock Inputs at fCP fI = Input Frequency NI = Number of Inputs at fI All currents are in milliamps and all frequencies are in megahertz.
3
PS8121A
07/21/97
21098765432121098765432109876543210987654321210987654321098765432109876543212109876543210987654321098765432121098765432109876543210987654321
PI74FCT3573 3.3V 8-BIT TRANSPARENT LATCH
Switching Characteristics over Operating Range(1)
FCT3573 Com. Parameters tPLH tPHL tPLH tPHL tPZH tPZL tPHZ tPLZ tSU tH tW tSK(o) Description Propagation Delay Dx to Ox Propagation Delay LE to Ox Output Enable Time OE to Ox Output Disable Time(4) OE to Ox Setup Time HIGH or LOW, Dx to LE Hold Time HIGH or LOW, Dx to LE LE Pulse Width(4) HIGH Output Skew(5) Conditions CL = 50pF RL = 500
(2)
Min
(3)
Max 4.2 5.5 5.5 5.0
Units ns ns ns ns ns ns ns
1.5 2.0 1.5 1.5 2.0 1.5 5.0
0.5
ns
Notes: 1. Propagation Delays and Enable/Disable times are with Vcc = 3.3V 0.3V, normal range. For Vcc = 2.7V, extended range, all Propagation Delays and Enable/Disable times should be degraded by 20%. 2. See test circuit and wave forms. 3. Minimum limits are guaranteed but not tested on Propagation Delays. 4. This parameter is guaranteed but not production tested. 5. Skew between any two outputs, of the same package, switching in the same direction. This parameter is guaranteed by design.
Pericom Semiconductor Corporation 2380 Bering Drive * San Jose, CA 95131 * 1-800-435-2336 * Fax (408) 435-1100 * http://www.pericom.com
4
PS8121A 07/21/97


▲Up To Search▲   

 
Price & Availability of PI74FCT3573

All Rights Reserved © IC-ON-LINE 2003 - 2022  

[Add Bookmark] [Contact Us] [Link exchange] [Privacy policy]
Mirror Sites :  [www.datasheet.hk]   [www.maxim4u.com]  [www.ic-on-line.cn] [www.ic-on-line.com] [www.ic-on-line.net] [www.alldatasheet.com.cn] [www.gdcy.com]  [www.gdcy.net]


 . . . . .
  We use cookies to deliver the best possible web experience and assist with our advertising efforts. By continuing to use this site, you consent to the use of cookies. For more information on cookies, please take a look at our Privacy Policy. X